


- Digital has been derived from the word "Digit".
- It represents a system with finite no of possibilities.
- Why to learn it?

Analog signals are naturally occurring, but to process them, digital circuitry is required due to memory constraint.

Digital processing is definitely better, like in less storage, high speed, better conversion & easy measurement & security of data.

How are Digital signals obtained?



- Due to approximation, there is error introduced called "Quantization Error".

• Here, Δ = step size

$$\therefore \text{Max Error} = \frac{\Delta}{2}$$

- To minimize Quantization Error, we must reduce Δ .
 - ↳ Noise Margin $\downarrow$.
 - ↳ as $\Delta \downarrow$, no. of level $\uparrow$; Memory Requirement $\uparrow$.

*** Number Systems ***

* A number system with base 'x', will have x different digits ranging from '0' to 'x-1'.

* Positional Number System:-

• Position of a digit defines weightage given to a digit.

Ex:- ① $(8357)_{10}$

$$(8 \times 1000) + (3 \times 100) + (5 \times 10) + (7 \times 1)$$

$$(8 \times 10^3) + (3 \times 10^2) + (5 \times 10^1) + (7 \times 10^0)$$

Base	Terminology	Range.
2	→ Binary	→ 0, 1
3	→ Ternary	→ 0, 1, 2.
8	→ Octal	→ 0, - 7.
10	→ Decimal	→ 0 - 9.
16	→ Hexadecimal	→ 0 - 9, A - F.

* 8421 code:-

$$\begin{matrix} 2^3 & 2^2 & 2^1 & 2^0 \\ 8 & 4 & 2 & 1 \end{matrix}$$

if base is 2, then we can write as:



To avoid confusion
 i.e. 10 is two digit,
 or single. We write
 (A - F) from (10 - 15).

This is called as 8421 code.

* Conversion from one Base system to other:-

①. Any to Decimal Number System:- (Multiply)

Ex:- ①. $(527.8)_8 = (?)_{10}$

Soln $(5 \times 8^2) + (2 \times 8^1) + (7 \times 8^0) + (8 \times 8^{-1})$

$$\Rightarrow (5 \times 64) + (2 \times 8) + (7 \times 1) + \frac{8}{8}$$

$$\Rightarrow 320 + 16 + 7 + 1$$

$$\Rightarrow (344)_{10}$$

②. $(111.011)_2 = (?)_{10}$

Soln $(1 \times 2^2) + (1 \times 2^1) + (1 \times 2^0) + (0 \times 2^{-1}) + (1 \times 2^{-2}) + (1 \times 2^{-3})$

$$\Rightarrow 4 + 2 + 1 + 0 + \frac{1}{4} + \frac{1}{8}$$

$$\Rightarrow 7 + \frac{1}{4} + \frac{1}{8}$$

$$\Rightarrow (7.375)_{10}$$

②. Decimal to Any Number System:-

Ex:- ① $(56.625)_{10} = (?)_2$

Soln Right side multiply. Left side Divide.

$$\begin{array}{r} 2 \overline{) 56} \\ 2 \overline{) 28} - 0 \\ 2 \overline{) 14} - 0 \\ 2 \overline{) 7} - 0 \\ 2 \overline{) 3} - 1 \\ 1 - 1 \end{array}$$

$$0.625 \times 2 = 1.25$$

$$0.25 \times 2 = 0.5$$

$$0.5 \times 2 = 1.0$$

①

①

①

① 0 1

$$(56.625)_{10} = (111000.101)_2$$

② $(712)_{10} = (?)_8$

Soln

$$\begin{array}{r} 8 \overline{) 712} \\ 8 \overline{) 89} - 0 \\ 8 \overline{) 11} - 1 \\ 1 - 3 \end{array}$$

$(712)_{10} = (1310)_8$

③ Binary to Octal Number system:

Ex:- ① $(1001101.1001)_2$

Soln

$$\begin{array}{cccccc} 00 & 100 & 101 & . & 100 & 100 \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow \\ (1 & 1 & 5 & . & 4 & 4) \end{array}$$

4 2 1 : code

④ Octal to Binary Number system:

Ex:- $(115.44)_8 = (?)_2$

$$\begin{array}{cccccc} 1 & 1 & 5 & . & 4 & 4 \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow \\ (001 & 001 & 101 & . & 100 & 100) \end{array}$$

⑤ Binary to Hexadecimal Number system:

Ex:- ① $(110100111.110011)_2 = (?)_{16}$

Soln

$$\begin{array}{cccccc} 0001 & 1010 & 0111 & . & 1100 & 1100 \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow \\ (1 & 9 & 7 & . & C & C) \end{array}$$

⑥ Hexadecimal to Binary Number system:-

Ex:- $(A11.BCF)_{16} = (?)_2$

Soln

$$\begin{array}{cccccc} A & 1 & 1 & . & B & C & F \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow & \downarrow \\ (1010 & 0001 & 0001 & . & 1011 & 1100 & 1111) \end{array}$$

18. Given $(135)_x + (144)_x = (323)_x$.

What is the value of x ?

Soln

$$x^2 + 3x + 5 + x^2 + 4x + 4 = 3x^2 + 2x + 3$$

$$2x^2 + 7x + 9 = 3x^2 + 2x + 3$$

$$3x^2 - 2x^2 + 2x - 7x + 3 - 9 = 0$$

$$x^2 - 5x - 6 = 0.$$

$$(x-6)(x+1) = 0.$$

$$\therefore \boxed{x = 6}$$

20. Consider the equation $(43)_x = (y3)_8$, where x & y are unknown. The no of possible solutions is:-

Soln

$$4x + 3 = 8y + (2 \times 8^0)$$

$$4x + 3 = 8y + 2$$

$$4x = 8y - 1$$

$$\therefore \boxed{x = 2y}$$

Here, Base - x is given value from the 4, value $\boxed{x > 4}$ & y value lies b/w $y: 0 \rightarrow 7$.
or $\underline{x \geq 5}$

$$\therefore \begin{array}{lll} x=6, y=3 & ; & x=10, y=5 & ; & x=14, y=7 \\ x=8, y=4 & ; & x=12, y=6 \end{array}$$

$\therefore$ No of possible solutions will be
only (5)

Q. If $(73)_x = (54)_y$, possible values of x & y .

Soln

$$7x + 3 = 5y + 4$$

a) 8 & 16

c) 9 & 13

b) 10 & 12

d) 8 & 11

$$\therefore 7x - 5y = 1$$

$$7(8) - 5(11) = 1$$

$$1 = 1$$

d) 8 & 11

Q. If $(11X1Y)_8 = (12C9)_{16}$, then the values of x & y are.

a) 5 & 1

b) 5 & 7

c) 7 & 5

d) 1 & 5 ✓

Soln

$$12C9$$

$$\begin{array}{cccccc} 0001 & 0010 & 1100 & 1001 \\ \hline \end{array}$$

$$(1 \ 1 \ 3 \ 1 \ 1) = (11X1Y)$$

✓ $x=3, y=1$ ✓

* Data Representation :-

①. Unsigned Magnitude Representation :-

• Here we represent only +ve numbers.

• Range : with N Bits, we can represent 0 to $2^N - 1$

If $N = 3$, then we can represent

$$000 = 0$$

to $111 \Rightarrow 7$ i.e. $(0 \text{ to } 2^N - 1)$

②. Signed Magnitude Representation :-

- Both +ve & -ve no can be represent.
- M.S.B is dedicated to represent the sign.
- Range :- $\boxed{-(2^{N-1}-1) \text{ to } (2^{N-1}-1)}$

Unsigned : If $N=8$; $= 2^8 - 1$

$$= 255 \quad (0 \rightarrow 255) \Rightarrow \textcircled{256}$$

Signed : If $N=8$; $= 2^{N-1} - 1$

$$\Rightarrow 2^{8-1} - 1 \Rightarrow 2^7 - 1 \Rightarrow 127$$

$$(-127 \text{ to } 127) \Rightarrow \textcircled{255}$$

Here Signed Magnitude Representation : less is ~~less~~ range because 0 can be represent in 2 form:

$$\left\{ \begin{array}{l} +0 = 0 \ 0000000 \\ -0 = 1 \ 0000000 \end{array} \right\}.$$

③. 1's Complement Representation :-

Soln (i) If it is a positive Number then simply write its binary representation.

$$(6)_{10} = \begin{pmatrix} 0 & 110 \end{pmatrix}_2$$

↑
sign

Range will be same as ~~signed~~ signed magnitude. $\textcircled{255}$

(ii) If it is a -ve no then write complement of binary no system.

1's complement $\Rightarrow$

$$\begin{pmatrix} 0 & 110 \\ \downarrow & \\ 1 & 001 \end{pmatrix}_2$$

↑
sign

+0 : 0 0000 — 5 bit — (1) sign
-0 : 1 1111 — (1) sign
(1's comp).

$$\therefore (-6)_{10} \Rightarrow (1001)_2 //$$

① 2's Complement Representation:-

2's complement = 1's complement + 1

Range of Numbers: $(2^{N-1}-1)$ & (-2^{N-1})

$$\therefore \boxed{-2^{N-1} \text{ to } 2^{N-1}-1}$$

+0: 0 00 00 : 5 bit $\begin{cases} \rightarrow 1 \text{ bit sign} \\ \rightarrow 4 \text{ bit mag.} \end{cases}$
 -0: 1 11 11 (1's comp).

$\begin{array}{ccccccc} & & 1 & & 1 & 1 & 1 \\ & & | & & | & | & | \\ & & 1 & & 1 & 1 & 1 \\ & & | & & | & | & | \\ & & 1 & & 1 & 1 & 1 \end{array}$
 $\textcircled{1} \text{ } \overline{00000} \leftarrow 2's \text{ comp.}$
 $\uparrow$
 carry.

$\therefore +0$ representation is same as -0 .

$\therefore -no$ representation has been increased.

8 bits: -2^{8-1} to $2^{8-1}-1$

$(-128 \text{ to } 127)$ ***
256 Total Bits.

if the no is +ve then write only binary

represent.

$\begin{array}{cccc} & 8 & 4 & 2 & 1 \\ +5 & :- & 0 & 0 & 1 & 0 & 1 \\ & & \uparrow & & & & \\ & & +ve & & & & \end{array}$

for -ve no write binary rep & do 2's comp. $\textcircled{-5}$

$(+5) :- 00101$

1's complement :- 11010

2's complement :- $\overline{11010} + 1$

$\underline{11011} \rightarrow \textcircled{-5}$

Data

Representation :-

Representation	Range.
Unsigned Magnitude Representation.	$(0 \text{ to } 2^N - 1)$
Signed Magnitude Representation	$-(2^{N-1} - 1) \text{ to } (2^{N-1} - 1)$
Signed 1's Complement Representation.	$-(2^{N-1} - 1) \text{ to } (2^{N-1} - 1)$
Signed 2's complement Representation.	$-(2^{N-1}) \text{ to } (2^{N-1} - 1)$

* Binary Codes :: *** Error Detection Code

① BCD Code :: Binary Coded Decimal.

• Every decimal Digit (0-9) is represented as a combn of 4 bits.

• Total no of combn 4 bits = 16.
 → Used = 10
 → Unused = 6.

Decimal No. BCD Code.

0	→	0000
1	→	0001
2	→	0010
3	→	0011
4	→	0100
5	→	0101
6	→	0110
7	→	0111
8	→	1000
9	→	1001

$(396)_{10} \Rightarrow (0011 \ 1001 \ 0110)_{BCD}$

Represent each digit of decimal no by 4 bit combn.

• Binary code ② Gray Code :: { Any 1 Bit changes } is only ①

Binary :- 0 0 1 1
 to
 Gray 0 0 1 0

Gray :- 1 1 0 0 non-weighted codes
 to
 Binary :- 1 0 0 0

③ Excess - 3 Code :: BCD + 3(0011). weighted code.

(2421), (5421), (Excess - 3 code) are called reflective code.
 self complimentary is other other.

④. Sequential Code :- succeeding code is one binary no greater than its preceding code

Ex:- BCD, Excess-code.

⑤ Alphanumeric Code:-


- Binary digit can only represent two symbols 0 or 1.
- But this is not enough for communications b/w two computer.

• To overcome this we have Alphanumeric codes which has 26 alphabet & atleast 10 digit & $\therefore$ total (36) data are present.

- ① American Standard Code for Information Technology (ASCII). 7-Bit
↓
- ②. Extended Binary Coded Decimal Interchange Code (EBCDIC). 8-Bit
↓
- ③. Five Bit Baudot code.

⑥. Error Detecting & Correcting Code:-

Ex:- Parity check.



Even & odd parity.

- If sender send even parity & receiver gets odd parity then it is called error detecting.

ex:- Hamming code is also used.

*** It is used only ①-bit changes.

- If more than 1-bit changes, then this code cannot be used.

Binary Arithmetic.

①. Binary Addition :-

8-bit = byte; 4-bit = Nibble.

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

if of the lower/higher (4-bit) nibble of the result is "> 9" (or) Auxiliary carry = 1, then add "6" to the lower nibble of the result.

Ex :- 65 + 29.

$$\begin{array}{r}
 65 :- \quad 0110 \quad 0101 \\
 29 :- \quad 0010 \quad 1001 \\
 \hline
 1000 \quad 1110
 \end{array}$$

14 > 9 :- Add 6 to lower nibble.

$$\begin{array}{r}
 65 :- \quad 0110 \quad 0101 \\
 29 :- \quad 0010 \quad 1001 \\
 \hline
 \quad \quad 1110 \\
 + 0110(6) \\
 \hline
 \boxed{1001} \quad \boxed{0100} \\
 \downarrow \quad \quad \downarrow \\
 \textcircled{9} \quad \quad \textcircled{4}
 \end{array}$$

②. Binary Subtraction :-

A	B	Subtract/Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

1 Borrow :- 0 becomes 10 i.e 2.
2 - 1 = 1

* Binary Subtraction Ex:-

$$\begin{array}{r}
 011110 \\
 - 011110 \\
 \hline
 001111
 \end{array}$$

* Subtraction by 1's complement:-

$(A - B) \rightarrow$ A: minuend.
B: subtrahend.

{ A + 1's complement of B }.

- If the result is having carry = 1, then add LSB of result.
- " " " " " no carry, take 1's compl. of result.

Ex:- ① $10101 - 00101$

Soln 1's compl. of $00101 \Rightarrow 11010$

$$\begin{array}{r}
 10101 \\
 + 11010 \\
 \hline
 C=1 \quad 01111 \\
 \quad \quad \quad 1 \\
 \hline
 10000 = (16)_{10}
 \end{array}$$

② $10101 - 11110$

Soln 1's compl. of $11110 \Rightarrow 00001$

$$\begin{array}{r}
 10101 \\
 + 00001 \\
 \hline
 C=0 \quad 10110
 \end{array}$$

1's compl. of result $\Rightarrow (01001)_2 \Rightarrow 9$

Add -ve to the answer

$$(-9)_{10}$$

* Subtraction Using 2's complement :-

$$A - B$$

$$(A + 2's \text{ compl. of } B)$$

- If the result is having carry, then we discard it.
- If the result is having no carry, then take 2's compl. of result.

ex:- $\begin{matrix} 11 & 8 & 4 & 2 & 1 \\ 10 & 101 & - & 00111 \end{matrix}$

Soln 2's compl. of 00111 $\Rightarrow$ $\begin{array}{r} 11000 \\ + 1 \\ \hline 11001 \end{array}$

$$\begin{array}{r} 10101 \\ + 11001 \\ \hline 101110 \\ \text{C} = \cancel{1} \end{array}$$

8 4 2 1 $\Rightarrow 14$

Discard carry.

③. Binary Multiplication :-

A	x	B	Multiplication
0		0	0
0		1	0
1		0	0
1		1	1

④ Overflow :-

- When there is insufficient bits in binary no.
- Due to overflow sign bit changes which gives wrong result.

Logic Gates.

- Logic gates are basic building block of a digital ckt which is used to make logical decisions.

0 = logic '0' 1 = logic '1'

- In electrical terms, logic 1 & logic 0 are represented by 2 v/g levels.

Unipolar coding:-

one level = 5V

2nd level = 0V

Bipolar coding:-

one level = 5V

2nd level = -5V

BJT = 5V

MOSFET = 3.3V

Positive logic:-

logic '0' = 0V

logic '1' = 5V

Negative logic:-

opposite · logic '1' = 0V


logic '0' = 5V

① Buffer:-



A	X
0	0
1	1

② Tri-State Buffer:-



3 states of op :- logic 0

Control	In	Out
0	0/1	Hi-Z
1	0	0
1	1	1

Logic 1


(Hi-Z)

↓
open ckt.

③ NOT Gate:-





A	B
0	1
1	0





∴ Total tpd = n tpd

* Inverters with Feedback:-



* "Astable Multivibrator"



* When we apply '0' as trigger, the o/p becomes 0 at $2tpd$ & stays at '0'.

* Hence it is called as "Bistable Multivibrator".

• odd no of inverters in feedback loop.

↳ Astable Multivibrator.

↳ Generate square wave.

↳ Period = $2n \cdot tpd$

↳ Duty cycle = 50%.

• Even no of inverters in feedback loop.

↳ Bistable MU (or) Memory Element.

↳ stores the trigger value at o/p after a delay of $n \cdot tpd$

↳ we can change stored value by applying trigger.

④ AND Gate:-





A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

* Properties of AND Gate :-

① Commutative Property :- $A \cdot B = B \cdot A$




② Associative Property :- $(A \cdot B) \cdot C = A \cdot (B \cdot C)$

* Enabled & Disabled AND Gate :-



*** Imp

* Floating Input in AND Gate :-





TTL :- Transistor - Transistor Logic $\Rightarrow$ ①

ECCL :- Emitter coupled Logic $\Rightarrow$ ② $\leftarrow$ fastest logic family.

Fanout :- No of logic gates that can be connected at output of one logic gate (os).


How many no of times that the driver gate can run the upcoming gate.



fanout = 2

Decided by Designer.



⑤. OR Gate :-



Property :- ① $A + B = B + A$

② $(A + B) + C = A + (B + C)$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



⑥. NOR Gate :-

Truth Table :-

A	B	X
0	0	1
0	1	0
1	0	0
1	1	0





Practically "OR" Gate has been derived from (NOR + NOT)-Gate.

• Properties :-


①. Commutative Property :- $\overline{A+B} = \overline{B+A}$

②. Associative Property :- $\overline{(A+B)+C} \neq \overline{A+(B+C)}$

• Enabled & Disabled :-



⑦. NAND Gate :-



Truth Table :-

A	B	X
0	0	1
0	1	1
1	0	1
1	1	0



• Practically AND Gate has been derived from (NAND + NOT) Gate

• Properties :-


①. commutative Property :- $\overline{A \cdot B} = \overline{B \cdot A}$

②. Associative Property :- $\overline{(A \cdot B) \cdot C} \neq \overline{A \cdot (B \cdot C)}$

• Enabled & Disabled :-



⑧. XOR Gate :- (Exclusive OR Gate) : Inequality Detector.




Truth Table :-

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

• Properties :-

- ①. Commutative Property :- $A \oplus B = B \oplus A$.
- ②. Associative Property :- $(A \oplus B) \oplus C = A \oplus (B \oplus C)$.
- ③. $A \oplus A = 0$.
- ④. $A \oplus \bar{A} = 1$.
- ⑤. $A \oplus 0 = A$ [$A \cdot 0 + \bar{A} \cdot 0 = A \cdot 1 = A$ { Buffer }]
- ⑥. $A \oplus 1 = \bar{A}$ [$A \cdot 1 + \bar{A} \cdot 0 = A \cdot 0 + \bar{A} = \bar{A}$] (Inverter)
- ⑦. $A \oplus B = C$ then it will follow cyclic pattern as:
 $B \oplus C = A$
 $A \oplus C = B$

XOR Gate is formed by using 2 way switch -




Soln $A \oplus 1 \Rightarrow A \cdot 0 + \bar{A} \cdot 1 \Rightarrow \bar{A}$

$\bar{A} \oplus 1 \Rightarrow \bar{A} \cdot 0 + A \cdot 1 \Rightarrow A$

At 2nd stage value is A, so at 20 stage value is 10 times (Buffer) $\Rightarrow \text{A}$ //

⑨. XNOR Gate :- (Equality Detector)




Truth Table :-

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1


Properties :-

- ① Commutative Property :- $A \odot B = B \odot A$.
- ② Associative Property :- $(A \odot B) \odot C = A \odot (B \odot C)$.
- ③ $A \odot A = 1$
- ④ $A \odot \bar{A} = 0$.
- ⑤ $A \odot 1 \Rightarrow A$ $A(1) + \bar{A}(0) \Rightarrow A$
- ⑥ $A \odot 0 \Rightarrow \bar{A}$ $\bar{A}(0) + \bar{A}(0) = \bar{A}(1) = \bar{A}$.
- ⑦ $A \odot B = C$
then, $B \odot C = A$
 $C \odot A = B$.



starting low, is switched to high & maintained at high.
The op = ? (Assume Non-zero tpd).


Soln




(D) pulse from high to low to high.

* Relation b/w XOR & XNOR Gate

① 1 IP Bubbling Effect:-

$$\begin{aligned}\bar{A} \oplus B &= \bar{A} \odot B \\ A \oplus \bar{B} &= A \odot B\end{aligned}$$


② 2 IP Bubbling Effect:-


$$\begin{aligned}\bar{A} \oplus \bar{B} &= A \oplus B \\ \bar{A} \odot \bar{B} &= A \odot B\end{aligned}$$


$$A \odot B = \overline{A \oplus B}$$

$$A \oplus B = \overline{A \odot B}$$

- XOR Gate $o/p = 1$, when odd no of ① i/p are present.
- XNOR Gate $o/p = 1$, when even no of ① i/p are present.

③ i/p behave in same way for both XOR & XNOR.



$$\begin{aligned}Y &= A \oplus B \oplus C \\ Y &= A \odot B \odot C\end{aligned}$$


* Universal Gates:-

"NAND Gate" & "NOR Gate" are called Universal Gate. } $\rightarrow$ Easier to fabricate beoz it requires less of transistors.

& Also Inhibition & Implication Gate.


* Implementation:-

① NOT:-




$$Y = \overline{A \cdot A} \Rightarrow \bar{A}$$


②. AND Gate :-




③. OR Gate :-




④. NOR Gate :-



⑤. XOR Gate :-



⑥. XNOR Gate :-



Implementation of NOR Gate:


① NOT Gate:




② OR Gate:




③ AND Gate:




④ NAND Gate:



⑤ XNOR Gate:



⑥ XOR Gate:



Gate	NAND	NOR
NOT	1	1
AND	2	3
OR	3	2
NAND	1	4
NOR	4	1
XOR	4	5
XNOR	5	4

* Implication & Inhibition Gate:-

* $\text{ImPLY} = 1, Y = \overline{A} \cdot 1 = A$
 $= 0, Y = \overline{A} \cdot 0 = 1.$

If $\text{ImPLY} = 1$; o/p = A

i.e. if ImPLY is true,
 q/p follows i/p.

* $\text{Inhib} = 1, Y = \overline{A} + 1 = 1 = 0.$
 $= 0, Y = \overline{A} + 0 = \overline{A} = A.$

Imp.
 Both this Gate also
 called Universal Gate

If $\text{Inhib} = \text{True}$, i/p is inhibited from reaching o/p

* Bubbled Input Gate:-


(1) Buffer:-




(2) Inverter:-





(3) AND:-




$\equiv$



(4) OR:-




(5) NAND:-




$\equiv$




(6) NOR:-



$\equiv$





$$A, B, C = ?$$

$$\therefore A=0, B=1, C=1$$

Boolean Algebra.

Boolean laws:-

① AND Law:-

1. $A \cdot 0 = 0$
2. $A \cdot 1 = A$
3. $A \cdot A = A$
4. $A \cdot \bar{A} = 0$

② OR Law:-

1. $A + 0 = A$
2. $A + 1 = 1$
3. $A + A = A$
4. $A + \bar{A} = 1$

③ Commutative Law:-

$$A + B = B + A$$

$$A \cdot B = B \cdot A$$

④ Associative Law:-

$$A \cdot (B \cdot C) = B \cdot (C \cdot A)$$

⑤ Distributive Law:-

$$A + (B \cdot C) = (A + B) \cdot (A + C)$$

⑥ De - Morgan's Theorem:-

$$\overline{AB} = \bar{A} + \bar{B}$$

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

Q) Solve $A(\bar{A}+C)(\bar{A}B+C)(\bar{A}BC+c')$

Soln

$$\cancel{A} \cdot \overset{=0}{A'}(1+C)(B+C)(BC+c')$$

$$\Rightarrow 0$$

* Duality :-

Ex :- $A + BC$
 $A \cdot (B + C)$

Interchange :- $1 \leftrightarrow 0$.

AND $\leftrightarrow$ OR.

⑦. Consensus Theorem / Redundancy Theorem :-

$$BC + AB + A'C \Rightarrow AB + A'C$$

↓
Redundant term.

- Do not remove the terms that contain variable in one & its comp. in others.

$$(A+B)(A'+C)(B+C) = (A+B)(A'+C)$$

* Conditions for applying Redundancy Theorem :-

①. Each variable is repeated twice.

②. One variable must present in both comp. & un-comp. form.

• $A + \overline{A}B = (A+B)$ $\Leftarrow$ Redundant term/literal. (Rule)

• $A(\overline{A}+B) = A \cdot B$

2Q. Simplify $Y = A\overline{B} + (\overline{A}+B) \cdot C$

Soln
= $Y \Rightarrow A\overline{B} + \overline{A} \cdot \overline{B} \cdot C$

Let $X = A\overline{B}$

$Y = X + X' \cdot C$ ($A + \overline{A}B = A+B$)

$\therefore \boxed{Y = A\overline{B} + C}$

Minterms:

A minterm of n variables is a product of variables in which each appears exactly once in true or complemented form. Represented by (m) .

A	B	C	m		M	
0	0	0	$\bar{A}\bar{B}\bar{C}$	m_0	$A+B+C$	M_0
0	0	1	$\bar{A}\bar{B}C$	m_1	$A+B+\bar{C}$	M_1
0	1	0	$\bar{A}B\bar{C}$	m_2	$A+\bar{B}+C$	M_2
0	1	1	$\bar{A}BC$	m_3	$A+\bar{B}+\bar{C}$	M_3
1	0	0	$A\bar{B}\bar{C}$	m_4	$\bar{A}+B+C$	M_4
1	0	1	$A\bar{B}C$	m_5	$\bar{A}+B+\bar{C}$	M_5
1	1	0	$AB\bar{C}$	m_6	$\bar{A}+\bar{B}+C$	M_6
1	1	1	ABC	m_7	$\bar{A}+\bar{B}+\bar{C}$	M_7

A maxterm of n variables is a sum of the variables in which each appears exactly once in true or complemented form. Represented by (M) .

① Ex:- $F = \overset{1}{A}\overset{1}{B}\overset{1}{C} + \overset{1}{A}\overset{1}{B}\overset{0}{C} + \overset{1}{A}\overset{0}{B}\overset{1}{C} + \overset{0}{A}\overset{1}{B}\overset{1}{C}$

7 6 5 3

Minterms: $F = m_3 + m_5 + m_6 + m_7$

$F = \sum m(3, 5, 6, 7)$

② $F = (\overset{0}{A} + \overset{0}{B} + \overset{0}{C}) \cdot (\overset{0}{A} + \overset{0}{B} + \overset{1}{C}) \cdot (\overset{0}{A} + \overset{1}{B} + \overset{0}{C}) \cdot (\overset{1}{A} + \overset{0}{B} + \overset{0}{C})$

Maxterm: $F \Rightarrow M_0 \cdot M_1 \cdot M_2 \cdot M_4$

$\Rightarrow \pi M(0, 1, 2, 4)$

• Sum of All Minterms $\Rightarrow 1$.

• Product of All Maxterms $\Rightarrow 0$.

• $m_i = \overline{M_i}$; $M_i = \overline{m_i}$ (Minterm & Maxterm are complement of each other).

• $m_i = M_{2^n - 1 - i}^D$; $M_i = m_{2^n - 1 - i}^D$

(first minterm is the dual of last maxterm)

Ex: $n=3$;

$m_i = M_{7-i}^D$

$m_0 = M_7^D$; $m_1 = M_6^D$ & so on..

Dual:-

Replace $0 \leftrightarrow 1$
change AND $\leftrightarrow$ OR.

Keep variable as it is.

Complement: Replace $0 \leftrightarrow 1$
change AND $\leftrightarrow$ OR
complement each variable

* Literal :-

Each variable in comp & uncomp form is

a logic fu.

$f = \overline{A} + BC + \overline{B}C\overline{D} + A\overline{B}C\overline{D}$

$\therefore \text{Literals} = 1 + 2 + 3 + 4 \Rightarrow 10 \text{ literals.}$

• Sum of Products (SOP) $\rightarrow$ Ex:- $A + BC + B'CD$

• Product of Sum (POS) $\rightarrow$ Ex:- $(A+B) \cdot (A+C) \cdot (A+D)$

• Canonical SOP $\rightarrow$ Ex:-

$p'q'r$	$pq'i^3$	$pq'r^1$	pqr^r
011	101	110	111
3	5	6	7

$\therefore (f = m_3 + m_5 + m_6 + m_7)$

$\therefore f = \sum m(3, 5, 6, 7)$

• Canonical POS:- Ex:- $M_0 \cdot M_1 \cdot M_2 \cdot M_4$
Ex:- $\prod M(0, 1, 2, 4)$

• Standard SOP & POS forms:- Main advantage is that the no of if applied to logic gate can be minimized.

* Converting Standard SOP to Canonical SOP:

Ex: $f(A, B, C) = A + BC$

$$\Rightarrow A \cdot 1 \cdot 1 + 1 \cdot B \cdot C$$

$$\Rightarrow A \cdot (B + \bar{B}) (C + \bar{C}) + (A + \bar{A}) \cdot B \cdot C$$

$$\Rightarrow A (BC + B\bar{C} + \bar{B}C + \bar{B}\bar{C}) + ABC + \bar{A}BC$$

$$\Rightarrow ABC + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + ABC + \bar{A}BC$$

$$\Rightarrow \overset{1}{A}\overset{1}{B}\overset{1}{C} + \overset{1}{A}\overset{1}{B}\overset{0}{C} + \overset{1}{A}\overset{0}{B}\overset{1}{C} + \overset{1}{A}\overset{0}{B}\overset{0}{C} + \overset{0}{A}\overset{1}{B}\overset{1}{C}$$

$$= \sum m(7, 6, 5, 4, 2)$$

* Converting Standard POS to Canonical POS:

Ex: $F(A, B, C) = (A+B) \cdot (B+C)$

$$\Rightarrow (A+B+0) \cdot (0+B+C)$$

$$\Rightarrow (A+B+C \cdot \bar{C}) \cdot (A \cdot \bar{A} + B+C)$$

$$\Rightarrow (\overset{0}{A} + \overset{0}{B} + \overset{0}{C}) \cdot (\overset{0}{A} + \overset{0}{B} + \overset{1}{C}) \cdot (\overset{0}{A} + \overset{0}{B} + \overset{0}{C}) \cdot (\overset{1}{A} + \overset{0}{B} + \overset{0}{C})$$

$$\Rightarrow \pi M(0, 1, 4)$$

* No of Logical Expressions:

n variables $\therefore 2^n$ minterms/maxterms.

$\therefore$ No of logical expression using n variable

$$= 2^{2^n}$$

Q: $X(P, Q, R) = \pi(0, 5)$. What are these gates?

Sol:

$$\Rightarrow (A+B+C) \cdot (\overset{1}{A} + \overset{0}{B} + \overset{1}{C})$$

$$\Rightarrow (P+Q+R) \cdot (\bar{P}+Q+\bar{R})$$

$$\Rightarrow P\bar{Q} + P\bar{R} + \bar{P}Q + Q + Q\bar{R} + \bar{P}R + QR$$

$$\Rightarrow Q(P + \bar{P} + 1 + \bar{R} + R) + P\bar{R} + \bar{P}R$$

$$\Rightarrow Q + P \oplus R$$

27. Given f_1, f_2 & f in canonical SOP for Ckt.

$$f_1 = \sum m(4, 5, 6, 7, 8)$$

$$f_2 = \sum m(1, 6, 15)$$

$$f = \sum m(1, 6, 8, 15)$$


Then $(f_2) = ?$

(a). $\sum m(4, 6)$

(b). $\sum m(4, 8)$

(c). $\sum m(6, 8)$

(d). $\sum m(4, 6, 8)$



*** In POS:-


AND Gate :- Union

OR Gate :- Intersection.

Minimum Number of Gates :-


• If we have just a single term which cannot be minimized, then we directly implement.

①. $Y \Rightarrow A \cdot B \cdot C$



$\therefore$ Min no of NAND Gate = $2 + 2 = 4$

②. $Y = \overline{A \cdot B \cdot C}$



Min. Gate = 5


③. Case-② :-

When a standard SOP f_n is given.

- Min. logic expression, implement logic expression using NOT, AND, OR Gate
- Replace all gate by NAND Gate.


eg: ③ $Y = AB + BC + CD + DA$.

Sol. $\Rightarrow B \cdot (A+C) + D(A+C)$



$\therefore \text{Min Gate} = \textcircled{3}$


4 Qs. $Y = ABC + D$



$\therefore \text{Min Gate} = \textcircled{5}$

5 Qs. $Y = \bar{A} + \bar{B} + ABC$.

Sol. $Y = \bar{A}\bar{B} + (\bar{A}\bar{B})c \quad \{ \because x + \bar{x}y = x + y \} \text{ (RLC)}$
 $\therefore Y = \bar{A}\bar{B} + c$




$\therefore \text{Min Gate} = \textcircled{2}$

Case - ③ :

- Minimum no of NOR Gate with single sum term.
- Do not minimize logic expression.
- Directly implement.


6 Qs. $Y = A + \bar{B} + C$.



$\text{Min Gate} = \textcircled{5}$

70) $Y = \overline{A+B+C}$

Soln




Min Gate = ③

* Case ④ :- Min no of NOR gates when standard POS is given.

- Min Expression.
- Implement OR-AND.
- Use concept of bubbling.

8Q) $Y = (A+B) \cdot (C+D)$


Soln



$\therefore$ Min Gate = ③

9Q) $Y = (A+B+C) \cdot (D+E)$

Soln



$\therefore$ Min Gate = ⑤

*** V.V. Imp :-

POS :- NOR
SOP :- NAND

Karnaugh Map (K-Map)

- It is a graphical method, which consists of 2^n cells for n variables. The adjacent cells have only one bit change.
- It is suitable for 3-5-6 variables.

• one-variable :- $2^1 = 2$

a \ b	0	1
0	0	1
1	0	1

• 2-variable K-Map :- $2^2 = 4$

a \ b	0	1
0	0	1
1	2	3

• 3-variable K-Map :- $2^3 = 8$

a \ bc	00	01	11	10
0	0	1	2	2
1	4	5	7	6

• 4-variable K-Map :- $2^4 = 16$

a \ bc	00	01	11	10
00	1	2	4	3
01	5	6	8	7
11	13	14	16	15
10	9	10	12	11

10> Simplify the given 2-variable Boolean eqⁿ by using K-Map

$$F = x'y' + x'y + xy$$

10 01 11

Soln $F = \sum m(1, 2, 3)$

$$\therefore F = x + y$$

x \ y	0	1
0	0	1
1	1	1

2Q> $F = \bar{x}yz + \bar{x}\bar{y}z + x\bar{y}\bar{z} + x\bar{y}z$

011 001 110 111

$$F = \sum m(3, 1, 6, 7)$$

x \ yz	00	01	11	10
0	0	1	1	2
1	4	5	1	1

Redundant
(No needed)

$$F = (\bar{x} * z) + xy$$

$$\therefore F = xy + \bar{x}z$$

201.

A \ BC	00	01	10	11
0	1	0	0	1
1	1	0	0	1

Soln

Redraw to Normal form

A \ BC	00	01	11	10
0	1	0	1	0
1	1	0	1	0

$$f \Rightarrow \overline{B}\overline{C} + \overline{B}C$$

$$f \Rightarrow \overline{B} \oplus C$$

4Q1. $f(A, B) = A' + B$. Simplified Expression for f

$f(\frac{1}{2}(x+y), y), z)$ is

Soln

$$f(\overline{x+y} + y, z)$$

$$f \Rightarrow \overline{\overline{x+y} + y} + z$$

$$\Rightarrow \overline{\overline{x+y}} * \overline{y} + z$$


$$\Rightarrow (\overline{\overline{x+y}}) \cdot \overline{y} + z$$

$$\Rightarrow xy + y\overline{y} + z$$

$$= \boxed{f \Rightarrow xy + z}$$


* 4-Variable K-Map :-

$$f = \Sigma m(2, 4, 6, 8, 9, 12, 14)$$



$$f = (\bar{A} + B + C) \cdot (\bar{B} + D) \cdot (A + \bar{C} + D)$$


$$f = \Sigma m(0, 1, 3, 5, 7, 10, 11, 13, 15)$$




$$f = \bar{A}\bar{B}\bar{C} + BD + A\bar{B}C + \bar{A}D$$

* 5-Variable K-Map :-

It has 32 minterms / 32 maxterms i.e. 32 cells.



$A=0$




$A=1$

* K-Map with "Don't Care" Conditions :-

If $n \rightarrow$ no. of don't care, then f will be 2^n .

$$f(A, B, C, D) = \Sigma m(0, 1, 2, 4, 6, 8, 10) + d(5, 7, 14)$$



$$f = \bar{A}\bar{C} + \bar{C}D + \bar{D}B$$

* Complement of a function :-

$$f(A, B, C, D) = \sum m(0, 1, 3, 5, 8, 10, 12, 15) = \prod M(2, 4, 6, 7, 9, 11, 13, 14)$$

$$\bar{f}(A, B, C, D) = \sum m(2, 4, 6, 7, 9, 11, 13, 14) = \prod M(0, 1, 3, 5, 8, 10, 12, 15)$$

Q. $F(W, X, Y, Z) = \sum m(1, 5, 12, 13)$

Soln

WX \ YZ	00	01	11	10
00	0	1		3
01	4	5		6
11	12	13		14
10	8	9		10

$$\therefore f = WX\bar{Y} + \bar{W}\bar{Y}Z$$

* K-Maps Important Terminologies :-

① Implicant :- It is a nothing but min/max terms.

② Prime Implicant :- It is formed by combining max adjacent cells.

(Don't form smaller within larger group).


③ essential Prime Implicant :- It is a prime implicant which contains at least one min/max term, which cannot be covered by any other prime implicant.

Eg:- $f = AB + ABC + BC$
 $\Rightarrow AB(C + \bar{C}) + ABC + (A + \bar{A})BC$
 $\Rightarrow ABC + A\bar{B}C + ABC + \bar{A}BC + \bar{A}BC$
 $\Rightarrow \overset{111}{ABC} + \overset{110}{A\bar{B}C} + \overset{011}{\bar{A}BC} \Rightarrow \sum m(7, 6, 3)$

A \ BC	00	01	11	10
0	0	1	1	0
1	0	0	1	1

$$\therefore \text{Implicant} = 5$$


Example:-



form as many groups as possible & don't care about min.

$$\therefore \text{Prime Implicant} = 2$$

Example:-




Both 1's are covered by some other groups.

$$\therefore \text{Essential Prime Implicants} = 2$$

$$\text{Redundant Prime Implicants} = 1$$

* Selective Prime Implicants :-



$$\therefore \text{Selective Prime Implicant} = 2$$

only one will be present in minimized expression.

Q. Find I, PI, EPI, RPI & SPI?

$$f = \sum m(2, 4, 6, 8, 10, 12, 14)$$

Soln

AB \ CD	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

$$\text{Implicant} = 18$$


$$\text{PI} = 3$$

$$\text{EPI} = 3$$

$$\text{RPI} = 0$$

$$\text{SPI} = 0$$

Q. $f = \sum m(0, 2, 5, 7, 13, 15)$



$$\Sigma = 12$$


$$PI = 2$$

$$EPI = 2$$

$$RPI = 0$$

$$SPI = 0$$

Q. $EPI = ?$



$$EPI = \underline{\underline{4}}$$

Combinational Circuit.

- Combinational ckt consist of logic gates & operates with binary values.

- The o/p depends on the combination of present i/p.

* Combinational Circuits Design:

Step 1: Identify the problem statement.

Step 2: Identify the no of i/p & o/p.

Step 3: Determine SOP & POS for each o/p of ckt.


Step 4: Minimize SOP & POS expressions. (Using K-Map).

Step 5: Draw logic Diagram.

- * Majority Detector:- the ckt gives the o/p 1 when i/p have more no of 1's than 0's.


A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

m_3 m_5 m_6 m_7




$$Y = AB + BC + AC$$

* Circuit Diagram:-




* Minority Detector :- This ckt gives the op 1 when ip have lesser no of 1's than 0's.

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0



$$Y = \overline{A}B + \overline{B}C + \overline{C}A$$

Logic Diagram :-




* Half Adder :-

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



* Circuit Diagram :-

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = A \cdot B$$



Half Adder Ckt Diagram Using NAND Gate or NOR Gate




* Half Subtractor:-

A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


$$\therefore \text{Diff} = A \oplus B$$

$$\therefore \text{Borrow} = \overline{A}B$$


Circuit Diagram:-



* Implementation of Full Adder Using Half Adder



* Design of Full Adder Using NAND Gate



$\therefore$ No of NAND Gate Required to Implement NAND Gate based full adder is 9

$\therefore$ "9" - NAND Gate

similarly Implement Using NOR Gate

$\therefore$ "9" - NOR Gate

* Full subtractor:-

A	B	Borrow in	Diff	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


A \ B Bin	00	01	11	10
0	0 ₀	1 ₁	0 ₃	1 ₂
1	1 ₄	0 ₅	1 ₇	0 ₆

A \ B Bin	00	01	11	10
0	0 ₀	1 ₁	1 ₃	1 ₂
1	0 ₄	0 ₅	1 ₇	0 ₆

$$\text{Diff} = A \oplus B \oplus \text{Bin}$$

$$\text{Borrow} \Rightarrow \bar{A} \text{Bin} + \bar{A}B + B \text{Bin}$$

* Circuit Diagram:-



while converting Cout to Bout complement 'A'

$$\text{So } \bar{A} \oplus B = A \odot B$$

* Full Adder:-

$$\therefore \text{Sum} \Rightarrow A \oplus B \oplus \text{Cin}$$

$$\text{Cout} \Rightarrow AB + B \text{Cin} + A \text{Cin}$$

$$\therefore \text{Cout} \Rightarrow (A \oplus B) \text{Cin} + AB$$


* Full subtractor:-

$$\therefore \text{Diff} \Rightarrow A \oplus B \oplus \text{Bin}$$

$$\text{Borrow} \Rightarrow \bar{A}B + B \text{Bin} + \bar{A} \text{Bin}$$

$$\therefore \text{Borrow} \Rightarrow (A \odot B) \text{Bin} + \bar{A}B$$

* Full Subtractor Using Half Subtractor




∴ Full subtractor = 2 Half subtractor + one OR Gate


* Design of Full Subtractor using NAND Gate & NOR Gate

① NAND Gate

② NOR Gate



* Structure of Parallel Ckt:-



$T_{sum} = \text{Delay of sum}$.


$T_{carry} = \text{Delay of carry}$.

fig:- structure of Parallel Adder.

(or)

structure of Ripple Carry Adder.


* Parallel Subtractor:-



$$A - B \Rightarrow A + 2's \text{ comp of } B$$

$$\Rightarrow A + (1's \text{ comp of } B + 1)$$

* Parallel Adder / Subtractor:-



$M = \text{Mode T/p.}$

$M=1, C_{i1}=1;$

$$B \oplus M = \bar{B} \quad (\text{1's comp of } B)$$

$$A + (\bar{B} + 1) \rightarrow \text{2's comp of } B$$

Subtractor

$M=0, C_{i1}=0.$

$$B \oplus M = B$$

$$A + (B + 0) = (A + B)$$

Adder

$M=0$ Adder

$M=1$ Subtractor

* Carry look - Ahead Adder :-

- By Using Ripple Carry Adder we are getting max delay at o/p.
- Hence By using carry look ahead adder, we ↓ delay.
- Cost of this adder is very high.

A	B	Cin	Cout	Condition
0	0	0	0	No carry Generate
0	0	1	0	
0	1	0	1	Carry Propagate
1	0	0	0	
1	0	1	1	
1	1	0	1	Carry Generate
1	1	1	1	

$$C_{i+1} = \underbrace{(A_i \oplus B_i)}_{\text{Carry Propagate}} C_i + \underbrace{A_i B_i}_{\text{Carry Generate}}$$

Carry Propagate $P_i = A_i \oplus B_i$

Carry Generate $G_i = A_i B_i$

then sum & carry o/p can be expressed as :-

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = P_i C_i + G_i$$

for 4-bits :-

$$C_1 = P_0 C_0 + G_0 \quad ; \quad C_0 = \text{ip carry.}$$

$$\begin{aligned} C_2 &= P_1 C_1 + G_1 \\ &= P_1 (P_0 C_0 + G_0) + G_1 \\ &= P_1 P_0 C_0 + P_1 G_0 + G_1 \end{aligned}$$

$$\begin{aligned} C_3 &= P_2 C_2 + G_2 \\ &= P_2 P_1 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1 + G_2 \end{aligned}$$

by

$$C_4 = P_3 P_2 P_1 P_0 C_0 + P_3 P_2 P_1 G_0 + P_3 P_2 G_1 + P_3 G_2 + G_3$$

Hence o/p depends on ip carry & has 2ns delay
but ckt complexity $\uparrow$. Implement ckt diagram for
the above expression.

* Serial Adder :-

